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Introduction
FPMDGs are used for spectra shaping devices in the visible and near infrared. They can be used for imaging spectrometers and several space missions may require FPMDGs, which operate from the visible to the IR. For IR operation, the micro-mirrors need to move by at least 1 micron. To be efficient, the mirrors need to stay flat. For imaging applications the mirrors need to be long (~1mm). These three constraints make the design and fabrication of FPMDG's challenging. In this paper we present the Available online at www.sciencedirect.com microfabrication process for FPMDGs chips containing long and flat micro-mirrors, which can vertically move up to 1.25 m.
Mechanical design
The FPMDG chip contains 64 micro-mirrors which are actuated electrostatically. Rigid Si micromirrors are connected to the centre of the compliant mechanical flexures via linkage arms, as illustrated in Fig. 1 . To actuate a micro-mirror voltage is applied between the flexures at either micro-mirror end and the underlying electrodes. The electrostatic force from the potential pulls the flexures towards the substrate. The micro-mirror and its underlying electrode are both at ground to eliminate any attraction between the mirror and the substrate. The mechanical coupling between the optical micro-mirror and the mechanical flexures via the linkage arms permits the micro-mirror to follow the pure vertical displacement of the central point of the flexures, reducing the micro-mirror bending throughout actuation. Serpentine flexures are used instead of straight beams to reduce flexure length and increase device layer thickness for the same required actuation voltage. The use of ground electrodes between the high voltage electrodes further limits bending of the micro-mirrors during actuation, thus, distortion of the micro-mirrors is mainly governed by the post-fabrication residual stress.
Microfabrication
Microfabrication is based on 4 photolithography masks. They are used to process an SOI wafer, the device layer of which is used to pattern the micro-mirrors, and a Pyrex wafer, which is used as a chip support with electrodes.
The process begins with a borosilicate glass wafer (Pyrex 7740), which is etched using a metal hard mask in an inductively coupled plasma reactive ion etcher (ICP-RIE). After etching, the metal mask is removed and electrodes are patterned in the Pyrex trenches using a lift-off procedure. Electrodes consisting of Cr/Pt (10/90 nm) are deposited with e-Beam evaporation.
Anodic bonding is used to transfer the device layer (thickness 8 μm) of an SOI wafer to the prepatterned Pyrex wafer. The device layer of the SOI wafer is placed directly on top of the pre-patterned Pyrex wafer. The wafers are placed in a chamber at atmospheric pressure and the temperature is raised to 350 C. A negative electrode contacts the backside of the Pyrex wafer and a positive electrode contacts the centre of the backside of the SOI wafer. A high voltage (700-1200 V) is applied across the wafers driving the positively charged sodium ions towards the cathode and leaving a space charge at the bonding interface. The oxygen diffuses into the silicon to form a solid bond between the two wafers. Once the current flowing through the wafers has decayed back to zero, bonding is complete and the temperature is lowered back to ambient.
The bonded stack is then placed in a bath of potassium hydroxide (KOH) in order to remove the handle of the SOI wafer. Etching of the handle is stopped before arriving at the insulating oxide layer. The thin oxide layer provides an etch stop for the Si handle removal in KOH; however, small pinholes in the thermally grown oxide can allow small amounts of KOH to breach this masking layer causing damage to the silicon device layer. To prevent the damage to the Si device layer, the remaining 20-40 m of the handle layer is removed using reactive ion etching (RIE).
A final photolithography is done to pattern the micro-mirrors into the device layer of the Si/Pyrex stack. Etching is again performed by RIE using photoresist as a masking layer. The resist is then removed in oxygen plasma. From this step onward, it is crucial to avoid `wet' steps since the micro-mirrors have already been liberated as a result of the final RIE.
Coating the liberated devices in Parylene C, a polymer deposited at room temperature in a vapor deposition chamber, secures the beams for dicing. The Parylene layer can be subsequently removed via oxygen plasma, liberating the device for final use. Fig. 2 is an example of the fabricated FPMDG with 50 m wide micro-mirrors. 
Electro-mechanical tests
Electro-mechanical characterization is performed with a white light interferometer (WYKO®) after liberation to inspect the micro-mirror bending and its behaviour throughout actuation. Low bending is crucial for the optical performance of the FPMDG and it is typically required to be smaller than /10, being a wavelength. Micro-mirror bowing has been measured on non-biased elements and a typical value of only 0.12μm has been measured over the 700 μm total length of the micro-mirrors (Fig. 3) . When actuated (displacements up to 1.25 m), micro-mirror bowing changes insignificantly, less than 20nm. The cross-talk between the micro-mirrors has not been observed for any actuation voltage. The wirebonded FPMDGs are preliminary tested on the dedicated optical bench [2] and the extinction ratios up to 100 are achieved in the reflected spectrum by adjusting only 3 adjacent micro-mirrors. Displacements up to 1.25 m, negligible bending and independent addressing of the micro-mirrors make the fabricated FPMDGs very good candidates for spectra generators up to 2.5 m.
